Abstract-This work proposes a general framework for the design and simulation of network on chip based turbo decoder architectures. Several parameters in the design space are investigated, namely the network topology, the parallelism degree, the rate at which messages are sent by processing nodes over the network and the routing strategy. The main results of this analysis are: i) the most suited topologies to achieve high throughput with a limited complexity overhead are generalized de-Bruijn and generalized Kautz topologies; ii) depending on the throughput requirements different parallelism degrees, message injection rates and routing algorithms can be used to minimize the network area overhead.
I. INTRODUCTION
In the last years wireless communication systems coped with the problem of delivering reliable information while granting high throughput. This problem has often been faced resorting to channel codes able to correct errors even at low signal to noise ratios. As pointed out in Table I in [1] , several standards for wireless communications adopt binary or double binary turbo codes [2] , [3] and exploit their excellent error correction capability. However, due to the high computational complexity required to decode turbo codes, optimized architectures (e.g. [4] , [5] ) have been usually employed. Moreover, several works addressed the parallelization of turbo decoder architectures to achieve higher throughput. In particular, many works concentrate on avoiding, or reducing, the collision phenomenon that arises with parallel architectures (e.g. [6] , [7] , [8] , [9] ).
Although throughput and area have been the dominant metrics driving the optimization of turbo decoders, recently, the need for flexible systems able to support different operative modes, or even different standards, has changed the perspective. In particular, the so called software defined radio (SDR) paradigm made flexibility a fundamental property [10] of future receivers, which will be requested to support a wide range of heterogeneous standards. Some recent works (e.g. [1] , [11] , [12] ) deal with the implementation of ApplicationSpecific Instruction-set Processor (ASIP) architectures for turbo decoders. In order to obtain architectures that achieve both high throughput and flexibility multi-ASIP is an effective solution. Thus, together with flexible and high throughput processing elements, a multi-ASIP architecture must feature also a flexible and high throughput interconnection backbone. To that purpose, the Network-On-Chip (NOC) approach has been proposed to interconnect processing elements in turbo decoder architectures designed to support multiple standards
The authors are with Dipartimento di Elettronica -Politecnico di TorinoItaly. This work is partially supported by the WIMAGIC project and by the Newcom++ network of excellence, funded by the European Community. [13] , [14] , [15] , [16] , [17] , [18] . In addition, NOC based turbo decoder architectures have the intrinsic feature of adaptively reducing the communication bandwidth by the inhibition of unnecessary extrinsic information exchange. This can be obtained by exploiting bit-level reliability-based criteria where unnecessary iterations for reliable bits are avoided [19] .
In [13] , [14] , [15] ring, chordal ring and random graph topologies are investigated whereas in [16] previous works are extended to mesh and toroidal topologies. Furthermore, in [17] butterfly and Benes topologies are studied, and in [18] binary de-Bruijn topologies are considered. However, none of these works presents a unified framework to design a NOC based turbo decoder, showing possible complexity/performance trade-offs. This work aims at filling this gap and provides two novel contributions in the area of flexible turbo decoders: i) a comprehensive study of NOC based turbo decoders, conducted by means of a dedicated NOC simulator; ii) a list of obtained results, showing the complexity/performance trade-offs offered by different topologies, routing algorithms, node and ASIP architectures.
The paper is structured as follows: in section II the requirements and characteristics of a parallel turbo decoder architecture are analyzed, whereas in section III NOC based approach is introduced. Section IV summarizes the topologies considered in previous works and introduces generalized deBruijn and generalized Kautz topologies as promising solutions for NOC based turbo decoder architectures. In section V three main routing algorithms are introduced, whereas in section VI the Turbo NOC framework is described. Section VII describes the architecture of the different routing algorithms considered in this work, section VIII presents the experimental results and section IX draws some conclusions.
II. SYSTEM REQUIREMENT ANALYSIS
A parallel turbo decoder can be modeled as P processing elements that need to read from and write to P memories. Each processing element, often referred to as soft-in-soft-out (SISO) module, performs the BCJR algorithm [20] , whereas the memories are used for exchanging the extrinsic information λ among the SISOs. The decoding process is iterative and usually each SISO performs sequentially the BCJR algorithm for the two constituent codes used at the encoder side; for further details on the SISO module the reader can refer to [21] . As a consequence, each iteration is made of two half iterations referred to as interleaving and de-interleaving. During one half iteration the extrinsic information produced by SISO i at time j (λ i,j ) is sent to the memory k at the location t, where k = k(i, j) and t = t(i, j) are functions of i and j derived from the permutation law (Π or interleaver) employed at the encoder side. Thus, the time required to complete the decoding is directly related to the number of clock cycles necessary to complete a half iteration. Without loss of generality, we can express the number of cycles required to complete a half iteration (hi) as
where N is the total number of trellis steps in a data frame, N/P is the number of trellis steps processed by each SISO, R is the SISO output rate, namely the number of trellis steps processed by a SISO in a clock cycle, and IL is the interconnection structure latency. Thus, the decoder throughput expressed as the number of decoded bits over the time required to complete the decoding process is
where f clk is the clock frequency, I is the number of iterations, d = 1 for binary codes and d = 2 for double binary codes. When the interconnection structure latency is negligible with respect to the number of cycles required by the SISO, we obtain
Thus, to achieve a target throughputT and satisfactory error rate performance, a proper numberÎ of iterations should be used. The minimum P (P m ) to satisfyT withÎ iterations can be estimated from (3) for some ASIP architectures available in the literature. If we considerÎ = 5, as in [1] , [12] , P ranges in [5, 37] to achieveT = 200 Mb/s (see Table I ). It is worth pointing out that the C = (R · d) −1 values in Table I represent the average numbers of cycles required by the SISO to update the soft information of one bit (see Table VI in [1] and Table I in [12] ). Moreover, C strongly depends on the internal architecture of the SISO and in general tends to increase with the code complexity. As a consequence, several conditions can further increase P , namely 1) interconnection structures with larger IL; 2) higher (R ·d)
−1 values; 3) higher T ; 4) higherÎ; 5) lower clock frequency. Thus, we consider as relevant for investigation a slightly wider range for P : P ∈ {8, 16, 32, 64}. III. NETWORK BASED APPROACH The NOC approach [23] has been proposed as a general methodology to interconnect heterogeneous intellectual properties (IP) in complex systems on chip (inter-IP interconnection). Recent works deal with methodologies to design application specific NOCs (e.g. [24] ) where the NOC is tailored around a particular application or group of applications. In this scenario, turbo decoder architectures are a common IP required in physical layer chips for modern communication standards. In this work, as in some previous papers, e.g. [13] , [16] , [18] we concentrate on the problem of interconnecting the main building blocks of a parallel turbo decoder, namely we focus on the intra-IP interconnection problem [25] , and we do not deal with the general problem of connecting the turbo decoder IP to other receiver modules through an inter-IP interconnection network. To that purpose, it is worth pointing out that statistical characterization of communication patterns, which is one of the most relevant aspects in the design of application specific NOCs, is not required in turbo decoders, as communication patterns depend on Π. As a consequence, given a set turbo codes with the corresponding Π laws, the intra-IP communication patterns are deterministic. Thus, the challenge of NOC based turbo decoder architectures is to find one or more sets of parameters that match throughput constraints for all supported standards with a reduced complexity overhead. This set of parameters includes R, P , the topology and the routing algorithm.
A NOC based turbo decoder architecture relies on P nodes connected through a proper topology where the extrinsic information is sent over the network according to a certain routing algorithm. We assume that each node has a certain number of input and output ports (M ), a FIFO for each input, a crossbar to connect each input FIFO to a proper output and an output register, as shown in Fig. 1 . Furthermore, each node has a local SISO (SISO i) that sends extrinsic information over the network through the M − 1 labeled input port and a local memory (MEM i) that receives extrinsic information from the network through the M − 1 labeled output port.
Three possible node architectures, shown in Fig. 1 , can be conceived to implement the node. a) First node architecture: In each half iteration a SISO sends N/P messages where every message is made of a payload containing the extrinsic information and the location of the memory where the extrinsic information will be written (t(i, j)), and a header containing the identifier of the destination node (k(i, j)). As a consequence, the node should contain a memory to store k(i, j) (Identifier Memory), a memory to store t(i, j) (Location Memory) and a routing algorithm to properly route messages through the network (see Fig. 1 (a) ).
b) Second node architecture: Since the permutation law defined by the interleaver is known a-priori, the path followed by a message during an interleaving (or de-interleaving) half iteration can be precalculated and stored as a routing information into a routing memory for each node. This approach reduces the data width of FIFOs, crossbars and registers as neither k(i, j) nor t(i, j) are sent over the network. The location where received messages (λ ′ i,j ) will be stored (t ′ (i, j)) can be also precalculated and stored into a Location Memory (see Fig. 1 (b) ).
c) Third node architecture: Since the routing memory foot-print can be relevant, a hybrid solution is obtained by precalculating and storing only t ′ (i, j), whereas the routing is managed by a routing algorithm (see Fig. 1 (c) payload with respect to the solution depicted in Fig. 1 (a) . On the other hand, the first approach ( Fig. 1 (a) ) directly supports adaptive bandwidth reduction techniques, whereas, neither the second nor the third ( Fig. 1 (b) and (c)) do.
IV. TOPOLOGIES
As highlighted in [16] and [18] the choice of topologies and routing algorithms impacts both on throughput and complexity. As a consequence, given a certain parallelism degree P , topologies with a small node degree (D = M − 1) as rings (D = 2) keep the network complexity overhead limited. On the other hand, topologies with a higher node degree as toroidal meshes (D = 4) can increase the throughput. Since interleavers tend to spread the extrinsic information almost uniformly among the P memories, we consider fixed degree topologies where every node has the same degree D. Among fixed degree topologies we included rings and toroidal mesh networks as in [13] and [16] . Moreover, since de-Bruijn topologies have logarithmic diameter, they are good candidates to reduce the latency of the network in turbo decoder architectures, as investigated in [18] . A de-Bruijn topology is made of nodes labeled by an array of n elements, each element is taken from an alphabet A with m symbols. Each node is connected to the nodes whose labels are obtained by left-shifting the node-label array and by placing in the rightmost position a symbol from A. As a consequence, each node is connected to m nodes (D = m) and the number of nodes in the network is P = m n . Thus, in general, deBruijn topologies for given P and D values not always exist. This limitation can be overcome by using generalized deBruijn topologies [26] . A further limitation of de-Bruijn and generalized de-Bruijn topologies are self loops that are present in some nodes (e.g. the node with label zero).
This limitation is overcome by Kautz topologies where nodes are labeled as in de-Bruijn topologies but avoiding sequences with equal symbols in consecutive positions of the node-label array (Kautz sequences). Then, node connections are obtained as for de-Bruijn topologies, where the symbol placed in the rightmost position of the node-label array is taken from A, subject to the constraint that the obtained node-label array is a Kautz sequence. As a consequence, each node is connected to m − 1 nodes (D = m − 1) and the number of nodes in the network is P = m · (m − 1) n−1 . Thus, as for de-Bruijn topologies, Kautz topologies for assigned P and D values not always exist. This problem is eliminated by using generalized Kautz topologies [27] .
Moreover, we included in our investigation honeycomb networks that, as suggested in [28] , are alternatives to toroidal meshes that reduce nodes degree to D = 3. Thus, we have that rings, honeycombs and toroidal meshes are represented as undirected graphs, whereas de-Bruijn (generalized de-Bruijn) and Kautz (generalized Kautz) correspond to directed graphs.
V. ROUTING ALGORITHMS
Since in turbo decoder architectures the achieved throughput is a key objective, we should try to deliver messages following the shortest available path. Furthermore the NOC must grant that all messages are delivered to the destination, namely dropping of messages to avoid dead-locks is not allowed as it could impair the decoder correction capability. As highlighted in [18] shortest-path based routing algorithms are suited to achieve high throughput and grant message delivery. In the following we will consider both single-shortest-path (SSP) and all-local-shortest-path (ASP) based routing algorithms. In SSP algorithms only one shortest-path from each node i to each node k is considered, whereas ASP algorithms rely on the fact that in a topology two nodes i and k may be connected by more shortest-paths. At each node i, the actual routing choice toward node k must be made by selecting one destination node directly connected to i and belonging to a set N i,k defined as the set of all nodes adjacent to i and placed on a shortest path between i and k.
Based on shortest-path routing, we tested three strategies to serve the input FIFOs, namely SSP Round-Robin (SSP-RR), SSP FIFO-length (SSP-FL) and ASP FIFO-length with traffic-spreading (ASP-FT). The SSP-RR approach is based on a circular serving policy coupled to the SSP approach. The SSP-FL approach serves the input FIFOs based on the number of elements contained in each input FIFO: the longest FIFO is served first and the shortest one is served last. The ASP-FT approach is based on the input FIFO length serving policy, as for SSP-FL, but it is more complex and can be described as follows. Let's define I i,l j as the set of input ports in a node l ∈ N i,k that can receive a message from node i at time j. At time j the number of elements contained in the input FIFO associated to port p ∈ I
The couplesl,p that satisfy (4) belong to the set J i,l j,p . To choose only one couple in J i,l j,p we operate a traffic spreading based selection, namely our objective is to spread the traffic as much as possible over the network. To that purpose we use a set of counters (Q), where each counter Q i,l j,p is incremented each time a message is sent from node i to nodel through input portp. Then, we select the couplel,p ∈ J i,l j,p that is associated to the least used path
Algorithm 1 ASP-FT routing algorithm
Require:
end if 14: end if 15: end for 16 : end for 17 
It is worth pointing out that, shortest-path based routing algorithms do not prevent output ports contention, that is a situation where two or more inputs need to send data to the same output port. Said I n j,b the set of inputs in node n that at time j need to send data to output port b, the contention problem can be faced by properly choosing an input a ∈ I n j,b allowed to send its data to output port b. The remaining inputs belonging to I n j,b − {a} can be managed in different ways. In this work we consider the following two approaches: i) storing a ′ ∈ I n j,b − {a} into the corresponding input FIFO so that we delay a colliding message, in the following we will refer to this approach as delay-colliding-message (DCM); ii) if possible, sending a ′ ∈ I aims at reducing the number of hops to deliver a message to its destination, whereas the SCM approach aims at reducing the maximum depth of the input FIFOs. 1) the window size (W ) [31] , 2) the SISO latency (∆) expressed in clock cycles; ∆ depends on the forward and backward recursion scheduling [32] , on the trellis initialization strategy [33] and on the parallelism level of the SISO architecture [34] , 3) the order used to send extrinsic informations on the network, namely forward or backward recursion order, 4) the number of clock cycles between two consecutive outputs λ within a window (τ ), 5) the number of clock cycles between the last output λ of a window and the first λ of the successive window (θ).
The simulator acts in two phases, a static phase (instantiation and binding) and a dynamic phase (cycle accurate simulation). During the static phase, the topology description defines P , D and all possible paths from one node to the other. The simulator represents the topology as a graph, calculates all the local shortest paths repeating the Floyd-Warshall algorithm on pruned versions of the graph until no more local paths exist between a source node i and its adjacent nodes, and stores each result of the Floyd-Warshall algorithm as an array. Then, if a SSP routing algorithm is employed, only the first shortest path array is employed, otherwise all the shortest paths are considered. Moreover, P nodes are instantiated and binded according to the assigned topology and each SISO memory is loaded with N/P messages, based on the assigned permutation. The actual decoding process executed by SISO elements is not included in the tool, which only simulates the exchange of extrinsic informations. However, the SISO architecture parameters are employed to initialize a set of counters that are used to send the extrinsic information over the network with the same timing as in the real SISO architecture. The node is described by means of a hardware-description-language-like (hdl-like) model. When the static phase is completed, the simulation starts resorting to the SystemC kernel simulator and performs a cycle accurate hdl-like simulation. The results provided by the Turbo NOC simulator can be divided in two categories: cycle by cycle results and global results. The cycle by cycle results are: i) for each node, the status of each FIFO, ii) for each node the FIFO read enable and the crossbar configuration signals, iii) for each SISO the t ′ (i, j) sequence. The global results are: i) for each FIFO in each node the maximum FIFO size, ii) for each node the minimum, maximum and average latency (in clock cycles) of each received message and the total number of clock cycles to deliver all the messages.
VII. ROUTING ALGORITHM ARCHITECTURE
In order to keep the NOC complexity as small as possible, SSP-RR and SSP-FL routing algorithms have been implemented with architectures (a) and (c) in Fig. 1 , whereas the ASP-FT algorithm has been implemented as a routing memory, as in Fig. 1 (b) .
A. SSP-RR and SSP-FL architectures
The SSP-RR and SSP-FL architectures, thoroughly shown in Fig. 3 and 4 , are made of two main parts. The first part sorts the input FIFOs based on the selected priority method (round-robin or FIFO length) and generates M signals, S 0 , . . . , S M−1 , where S 0 is the label of the input that is served first and S M−1 is the label of the input that is served last. The second part serves the input FIFOs according to the order specified by the S 0 , . . . , S M−1 sequence and generates the read-enable (ren i ) signals for the FIFOs, the load enable (le i ) signals for the output registers and the configuration commands for the crossbar (adx i ), where adx i represents the label of the destination node specified by the first message in FIFO i. As shown in Fig. 3 (a) , in the SSP-RR architecture a rotate register generates the S i signals. On the other hand, (see Fig.  3 (b) ), in the SSP-FL architecture the S i signals are obtained with a sorting network. In node n the sorting network takes as an input the number of elements contained at time j in each input FIFO (L The generation of the ren i , adx i and le i signals is enabled by the FIFO empty signals of the input FIFOs and requires the following units: a look-up-table (LUT), M reservation blocks and a priority decoder (Fig. 3 (c) ). The LUT contains the shortest-path information.
In the SSP approach for each node i the N i,k set contains only one node, and I i,l j contains only one port. There is only an output port on node i that connects node i with node k on a shortest path. Thus, every LUT contains P locations and the LUT in node i at location k contains the label of the output port to connect node i to node k. As a consequence, each LUT is a P × ⌈log 2 (M )⌉ table that converts M destinations (dst i ) to the corresponding ports (dport i ).
The reservation blocks update an M -position binary mask to avoid collisions on output ports, whereas the priority decoder implements the selected priority and FIFO management policies by properly generating the the ren i and ladx i signals. Since the le i and adx i signals must be asserted the clock cycle after the ren i and ladx i , they are delayed by means of registers. In particular, the le i and adx i are obtained by delaying the ren i and ladx i of one clock cycle.
1) Reservation block:
Each reservation block (Fig. 4 (a) ) receives the dport i signals, according to the S 0 . . . S M−1 sequence, generates a reservation signal (reserve i ) and specifies the output port to be reserved (port i ). The reservation is obtained by updating the rmask, which contains a '1' in the position of a reserved output port and a '0' in the position of a free output port. Each reservation block generates port i = dport Si , that is converted by a one-hot decoder into a mask with a '1' in position port i . The reservation mask is updated (output rmask) by comparing this mask with the input rmask: if the input rmask contains a '0' in position port i the reserve i goes to '1'.
2) Priority decoder:
The priority decoder is made of two blocks: the read-enable generation block (Fig. 4 (b) ) and the destination-port generation block (Fig. 4 (c) ).
a) read-enable generation block:
The read-enable generation block is based on few logic gates that act differently depeding on the approach selected to manage the input FIFOs (SCM/DCM): i) in the DCM approach, ren i = reserve Si when FIFO i is not empty (FIFO empty i ='0') is obtained by combining S i one-hot representation with the corresponding reserve signal. ii) in the SCM approach, ren i = en i when FIFO i is not empty (FIFO empty i ='0') is based on en i that is a set of M signals produced by the destination-port generation block, where en i ='0' when lren i ='0' and ladx i = M − 1, namely the output port with label M − 1 is used only for messages whose destination is the node itself (Fig. 4 (c) ).
b) destination-port generation block: This is an array of multiplexers, where each multiplexer in position i, i implements ladx i = port i when lren i ='1'. On the other hand, ladx i must take the value of an un-reserved output port when lren i ='0'. This is obtained by means of the permutation network implemented by the multiplexers in position j, i with j = i whose outputs (mux j,i ) are
and for i > 0
where
and if k < 0, then mux j,k = 0.
B. ASP-FT architecture
The ASP-FT algorithm is simply implemented by means of a routing memory. As a consequence, DCM and SCM approaches are integrated by filling the routing memory with the appropriate configuration words. Each word is the concatenation of the ren 0 , . . . ren M−1 signals with the adx 0 , . . . , adx M−1 signals. In order to reduce the word width, the adx 0 , . . . , adx M−1 signals, which can be represented on M × ⌈log 2 (M )⌉ bits, are coded into a crossbar configuration word (ccw). Since for an M -port crossbar the possible configurations are M !, ccw is represented on ⌈log 2 (M !)⌉ bits. The corresponding decoder is hardwired into the crossbar. Thus, as shown in Fig. 5 the main component in the routing memory architecture is a RAM. The RAM address (radx) is generated by an adder and a register. The adder is incremented when at least one input FIFO is not empty (FIFO empty i ='0') and it is initialized to zero when the half iteration starts (init). Moreover, the ren i are forced to '0' when FIFOs are empty.
C. Architecture implementation
To achieve high throughput the routing algorithm should be able to serve the input FIFOs in one clock cycle. This requirement, which is an intrinsic feature of the routing memory architecture used for the ASP-FT, implies that the architectures for the SSP-RR and SSP-FL routing algorithms are combinational circuits. As it can be inferred from Fig.  3 and 4 the speed of SSP-RR and SSP-FL architectures depends mainly on M , in fact, M impacts on the size of several parts of the routing algorithm architectures, namely the sorting network, the shortest-path information LUT, the reservation mask, the priority decoder and on the number of reservation blocks. Given the topologies presented in section IV, we described the SSP-RR and SSP-FL architectures as parametric blocks and we performed the logical synthesis on a 130 nm standard cell technology for M ∈ {3, 4, 5}. Post synthesis results confirm that a clock frequency of more than 200 MHz is achieved with a complexity that ranges from about 1000 µm 2 to about 6000 µm 2 .
VIII. SIMULATIONS AND RESULTS
The Turbo NOC simulator has been used to simulate both interleaving and de-interleaving with four significant permutation laws, namely:
1) WiMax interleaver with N =2400 and W =38 2) UMTS interleaver with N =5114 and W =40 3) A prunable S-random interleaver [35] with N =16384 and W =37 4) A circular shifting interleaver [36] with N =24576 and W =39 We tested the following topologies: 1) ring (R) 2) toroidal mesh (T) 3) honeycomb (H) 4) generalized de-Bruijn (B) 5) generalized Kautz (K) for P ∈ {8, 16, 32, 64}, with SSP-RR, SSP-FL and ASP-FT routing algorithms and including DCM and SCM approaches for FIFO management. The SISO architecture parameters were set as follows: ∆ = W/R, θ = τ = R −1 and backward recursion sending order. For each case, the Turbo NOC simulator provided the total number of cycles required to perform a complete iteration (interleaving and de-interleaving), the depth of each FIFO in the network, the content of each routing memory (see Fig. 1 (b) ) and the t ′ (i, j) sequence to be stored into the location memory (see Fig. 1 (b) and (c) ). As a consequence, for each case we can estimate the achieved throughput for a certain clock frequency with a given number of iterations. Moreover, to characterize the complexity of each solution we give the synthesis results of all simulated networks for a 130 nm standard cell technology. Memories have been generated by means of a 130 nm memory generator. The area results concern all the nodes in the network where each node includes the blocks depicted in Fig. 1 except the SISO and the memory used to store the extrinsic information (shaded gray blocks in Fig. 1) . As a significant case of study we consider each extrinsic information value represented on 8 bits. Thus, we represented λ on 8 bits for all the simulations, except the ones related to the WiMax permutation law. In fact, since the WiMax turbo code is double binary, its extrinsic information is an array made of three log-likelihood ratios, as a consequence a message is represented on 24 bits. Moreover, we consider f clk = 200 MHz andÎ = 8; thus, from (3) we can infer that to sustain a target throughput ofT = 200 Mb/s, we need at least d·P ·R = 16, namely at least P ·R = 16 for binary codes and at least P · R = 8 for double binary codes. However, due to the IL term in (2), higher values of the P · R product are also of interest.
The analysis of the experimental results obtained with the Turbo NOC simulator shows some interesting general properties.
1) SSP solutions adopting the node architecture depicted in Fig. 1 (a) are the most demanding implementations in terms of area. Since the node architecture in Fig. 1 (c) achieves the same throughput as the solution in Fig.  1 (a) with a lower area, in the following only the node architecture in Fig. 1 (c) will be addressed. 2) The DCM FIFO management method performs better than the SCM one both in terms of throughput and complexity. As a consequence, in the following only results that are referred to the DCM approach will be presented. 3) Generalized de-Bruijn and generalized Kautz topologies achieve nearly the same results both in terms of throughput and complexity. In the following only results obtained with generalized Kautz topologies will be presented. 4) Results tend to be clustered into two families, namely short interleavers (WiMax interleaver with N =2400 and UMTS interleaver with N =5114) and long interleavers (prunable S-random interleaver with N =16384 and circular shifting interleaver with N =24576). For the sake of clarity, in the following, only results obtained for the WiMax interleaver (N =2400) and circular shifting interleaver (N =24576) will be presented.
The most significant experimental results are summarized in Table II and III that refer to the WiMax interleaver with N = 2400 and to the circular shifting interleaver with N = 24576 
R=1.00 
R=1.00 (1) The area and the percentage are not really zero, but they are negligible compared with the IM and LM contribution to the total area.
respectively. Each cell of the two tables gives the throughput in Mb/s and the area in mm 2 obtained for different P and R values, routing algorithms and architectures for the DCM approach. In Table III light-gray, mid-gray and dark-gray cells indicate the highest throughput, the highest area and the lowest area points for each D value respectively.
The most important conclusions that can be derived from results in Table II and III are: 1) The ASP-FT routing algorithm is the best performing solution both in terms of throughput and area when R = 1.
2) The routing memory overhead of the ASP-FT algorithm (see Fig. 1 (b) ) becomes relevant as R decreases and SSP solutions become the best solutions mainly for P = 8 and P = 16. 3) In most cases topologies with D=4 achieve higher throughput with lower complexity overhead than topologies with D=2 when R → 1.
4) In most cases, generalized de-Bruijn and generalized
Kautz topologies are the best performing topologies. As a significant example, in Fig. 6 , we show the experimental results obtained with R = 1 and ASP-FT routing algorithm for the WiMax interleaver with N = 2400 (a) and the circular shifting interleaver with N = 24576 (b). Each point represents the throughtput and the area obtained for a certain topology with a certain parallelism degree P . Results referred to the same P value are bounded into the same box and a label is assigned to each point to highlight the corresponding topology, namely topologies are identified as R-ring, H-honeycomb, Ttoroidal mesh, K-generalized Kautz with the corresponding D value (K2, K3, K4).
As it can be observed, generalized Kautz topologies with D = 4 (K4) are always the best solutions to achieve high throughput with minimum area overhead.
In Fig. 7 significant results extracted from Table II and III are shown in graphical form. In particular, for R = 1 the ASP-FT routing algorithm is the best solution, whereas for R < 1 SSP routing algorithms, implemented as in Fig. 1 (c) , tend to achieve the same performance as the ASP-FT routing algorithm with lower complexity overhead (see Fig. 7 An interesting phenomenon that arises increasing the interleaver size is the performance saturation that can be observed in the Table III for D = 2 topologies, namely the throughput tends to saturate and increasing R has the effect of augmenting the area with a negligible increase or even with a decrease of throughput. As an example, the generalized Kautz topology with P = 64 and ASP-FT routing algorithm achieves more than 180 Mb/s with R = 1, R = 0.5, R = 0.33. However, the solution with the smallest area is the one obtained with R = 0.33.
The throughput flattening of low D topologies can be explained by observing that high values of R tend to saturate the network. Furthermore, high values of R lengthen the input FIFOs as highlighted in Table IV , where the total area of the network is given as the breakdown of the building blocks, namely the input FIFOs, the crossbars (CB), the output registers, the routing algorithm/memory (RA/M), the identifier memory (IM) and the location memory (LM) is given for some significant cases: the highest throughput (light-gray), the highest area (mid-gray), and lowest area (dark-gray) points for each D value in Table III. 
IX. CONCLUSIONS
In this work a general framework to design network on chip based turbo decoder architectures has been presented. The proposed framework can be adapted to explore different topologies, degrees of parallelism, message injection rates and routing algorithms. Experimental results show that generalized de-Bruijn and generalized Kautz topologies achieve high throughput with a limited complexity overhead. Moreover, depending on the target throughput requirements different parallelism degrees, message injection rates and routing algorithms can be used to minimize the network area overhead.
